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Abstract— For a generic flexible efficient array antenna
receiver platform a hierarchical reconfigurable tiled ar-
chitecture has been proposed. The architecture provides
a flexible reconfigurable solution, but partitioning, map-
ping, modeling and programming such systems remains
an issue. We will advocate a model-based design approach
and propose a single semantic (programming) model for
representing the specification, design and implementation.
This approach tackles these problems at a higher concep-
tual level, thereby exploiting the inherent composability
and parallelism available in the formalism. A case study
illustrates the use of the semantic model with examples
from analogue/digital co-design and hardware/software
co-design.
Keywords: Phased array beamforming, reconfigurable tiled
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1. Introduction
When designing a mixed signal system the traditional
approach uses mathematics for analysis, SysML/UML for
(system) modelling, Simulink for hardware simulations
and SystemC for software simulations/implementations
[1], [2], [3], [4]. This means a number of tools are
used, each of which has it’s own model. This complicates
holistic iterative system design and makes the trade-off
of what to do in the analogue domain and what to do
in the digital domain more difficult. A single model and
tool would be beneficial. Simulink is the de-facto stan-
dard for block-diagrams models based on mathematics.
However, as we will discuss, Simulink is less suitable
for digital hardware, in our case a tiled multi-processor
architecture, where architecture definition, reconfiguration
and programming come into play. For a reconfigurable
system, the architecture must support multiple applications
or configurations and the models must aid in their design.
System design is greatly aided by the use of models,
which provide an abstraction at different levels of detail
or functionality. The models can also complement each
other by providing different views of the system. In
hardware, model-based design uses building blocks to
define functional characteristics of the system at various
degrees of sophistication, allowing simulation, testing and
verification of systems [1]. In software, this approach
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is called the model-driven architecture approach [2]. In
order to decouple the system design from an architecture,
a high level model should be architecture independent
and a model transformation can be applied to create an
architecture dependent model.
We will advocate a model-based design approach and
propose a single semantic (programming) model based on
mathematics. This model can be evaluated for example for
simulation purposes. Effectively using and programming
MPSoCs is difficult [5]. We will show how to develop a
semantic model for a simple beamforming application into
an implementation for a reconfigurable tiled MPSoC, and
how to evaluate different architecture alternatives with it.
After an introduction to the application domain and
the used platform for our case study, the commonly used
design approach for such systems and its limitations is
presented. Next the “semantic (programming) model” is
proposed for representing the specification, design, and
implementation with a single model. Finally, a case study
is presented in which we will compare the traditional
approach (in the form of a mathematical analysis with a
Simulink model) with the semantic model approach.
1.1 Application Domain
To illustrate the model-based design approach, we use
a phased array receiver platform as an example of a high
performance digital signal processing (DSP) application.
The current design of these systems is mainly driven
by functional requirements (e.g., resolution, sensitivity,
response time) where non-functional requirements (e.g.,
costs, power consumption) are of secondary concern [6].
In areas like radio astronomy and for satellite receivers,
phased array antennas show great promise. For example, a
cheaper or higher resolution SKA (square kilometer array
[7]) or a flat less obstructive electronically steered multi-
satellite receiver. However, their large scale introduction
has been obstructed by the high costs involved. The goal
is thus to develop a low-cost, low-power flexible phased
array receiver system.
The system blocks of a basic phased array system
are shown in Fig. 1. In a phased array receiver, signals
are received at multiple antennas with different time
delays (or phase shifts) because of path length differ-
ences. Typically hundreds of antennas are used. After
the RF (radio frequency) front end for each antenna,
antenna processing (AP) may be applied for calibration or
equalization purposes. The signals are then combined by
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Fig. 1: Phased array receiver and angular sensitivity
the beamforming processing (beamformer). Beamsteering
(BS) refers to changing the shape and direction of the
formed beam by changing the gain and delay of the
antenna signals to create a certain angular sensitivity or
radiation pattern as shown in Fig. 1. Note that multiple
beams in different directions can be formed by re-using the
antennas signals and applying the beamforming for each
beam with different correction parameters. To calculate the
parameters, the beamsteerer needs to know in which angle
(direction) to point the beam. This information is provided
by the beam control process.
1.2 Reconfigurable Tiled Architectures
Phased array processing can be characterised as a
streaming application with high data rates and processing
requirements, but a regular processing structure. Because
of costs, complexity, dependability, and scalability reasons,
a design with mostly identical components is preferred,
but because of functionality with different requirements
and use, it will be heterogeneous. We would like to limit
the data rate as soon as possible through beamforming,
because I/O is expensive. This implies that the processing
is moved closer to the antennas. However, combined data
cannot be separated later on, so we loose flexibility. Fur-
thermore, the distributed processing must be synchronised.
Because a scalable and dependable solution is needed, a
tiled architecture is proposed with reconfigurable cores to
regain flexibility. Processing tiles are combined on multi-
ple hierarchical levels. A multi-processor system-on-chip
(MPSoC) can be extended to multiple chips on a board
(MCoB) and multiple boards in a system (MBiS) giving a
heterogeneous hierarchical tiled architecture (Fig. 3). We
aim at a processing architecture which is flexible enough
to support multiple methods of beamforming, as well as
beamsteering and beam-control. [8]
A reconfigurable hierarchical processing array can pro-
vide flexibility and has a number of advantages. We can
use only part of the array or create multiple sub-arrays
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• Any radio (RF) system
! Satellite receivers
! Radar
! Radio Astronomy
! Mobile
! Wireless (WLAN/WiMax)
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Figure 1: Comparison of satellite reception via a traditional mechanically fixed dish antenna and a Phased 
Array antenna with smart beamforming. When using smart beamforming, satellite signals in the beam 
directions of the antennas are received, while the interfering GSM signal is rejected via a "null" in the beam 
pattern. Electronic beamforming also allows for adapting the beam pattern dynamically, e.g. to track the 
satellite position when a vehicle is moving. 
 
 
Figure 2: Principle of beamforming via an array of antenna elements and receivers with variable gain Gi and 
variable time-delay Ti: by tuning Ti and Gi appropriately, signals from specific directions add up 
constructively (resulting in a beam), while signals from other directions are cancelled (resulting in a null).
• Make the transceiver directional
! Form an EM beam using 
constructive interference
• Multiple (thousands of) antennas
! Fields arrive at different times
! Correlate for a direction by adjusting 
(gain and) delay
! Time delay !T gives a phase shift for 
a single frequency
• Each antenna has its own 
channel for each transmitter
! Channel matrix can model coupling
• Multi-stage beamforming
! Possibly mixed analogue/digital
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Fig. 3: Heterogeneous hierar-
chical tiled architecture
to save energy or increase the lifetime. Reconfigurability
(also in I/O routing) supports graceful degradation if tiles
break down. Reconfigurability inherently leads to having
an adaptive system, that adapts to changing environments
while maintaining the quality of service.
In our view, a configuration keeps the functionality of
the system fixed for some time while in operation. After
some time the system can be reconfigured to change (parts
of the) functionality. For example, for the beamforming
application, small scale reconfiguration (with respect to
impact as well as passed time) can consist of new beam-
steering parameters. Medium scale reconfiguration can be
a different mapping of the application or changing the
beamforming or tracking method (e.g. due to the weather
or mobility). Large scale reconfiguration could consist of
chaning to direction of arrival estimation, using sub-arrays
or multi-function radar.
1.3 Related work
To the best of our knowledge, there is no comparable
work that proposes a single model based on a functional
language for system design using a model based design
approach.
The Ptolemy project [9] studies design, modeling and
simulation of concurrent, real-time, embedded systems and
has therefore similar goals. The project provides a frame-
work for system simulation and focusses on experimenting
with different models of computation and design. Models
can be created using Java, XML or with a graphical
tool. In contrast, we propose to stay close to the math
and use a functional language to provide the framework.
Furthermore we focus on a single model from design to
implementation. Note that many features of Ptolemy such
as type interference or data polymorphism are already
available in a functional language.
Reekie [10] also proposes and shows how to use a
functional language for realtime signal processing using
pipelined parallelism. He shares the same reasoning for
this approach but mostly at the application level (digital
processing implementation) and not extended to the system
level. Reekie also presents Visual Haskell as a graphical
programming language, complementary to the text-based
functional programming language Haskell [11].
Functional Reactive Programming [12] is a paradigm
for reactive programming in a functional setting. A Haskell
extension is available for modeling continuous and discrete
systems. There are a number of dataflow languages such
as Lustre or Lucid [13], which are close to functional
languages and focus on programming signal processing,
but do not support system design or simulation besides
with the dataflow model of computation. A limitation,
which is often not desirable for system design [9].
The model driven architecture approach proposes UML
(unified modeling language) as the modeling language
to use [2] and often SystemC is proposed for hardware
implementation [4]. However, this approach is for software
systems and digital hardware. SysML is more suitable for
system engineering with Simulink de-facto standard for
modeling and partly implementation [14], [3], [15].
Simulink [3] is a graphical language using block-
diagrams and continuous time differential equations as
its model of computation. Discrete time support is im-
plemented by the notion of sample time, where time is
implicit. It is an environment for multi-domain simula-
tion and model-based design for dynamic and embedded
systems. It can work with hierarchical models and allows
for code generation in C or VHDL. We will compare our
approach to a Simulink model for the case study.
2. Model Based/Driven Design
Model based-design is based on incremental and it-
erative design instead of the traditional waterfall model
[1], allowing integration of parts as soon as possible and
extending the design with small steps. The design steps
(or cycles) consist of setting goals, doing research and
doing development (i.e. why, what and how), followed by
an evaluation (Fig. 2).
2.1 Common Design Approach
A typical design approach uses systems engineering [1]
with the analysis (goals and research), synthesis (devel-
opment and implementation) and evaluation (verification
and validation) steps. Setting the design goals and defining
the requirements is supported by using diagrams of a
modeling language such as SysML or UML. Besides
these models, a mathematical model is used for formal
specification and for simulation. In the development phase
a simulation model, for example in Simulink, can be
used to evaluate design decisions and implementations by
testing. The implementation consists of block schematics,
hardware and/or software.
2.2 Analogue/Digital Co-Design
Analogue design uses continuous time mathematical
models, where time is explicit and values have an (almost)
infinite resolution. Going to the digital domain involves
sampling and quantisation. Digital design uses discrete
time models, which involves choosing a representation,
such as fixed or floating point and determining the required
accuracy. In the digital domain time is implicit and defined
by the sample times of the data values. Digital signal
processing models often use a dataflow representation.
Therefore, for analogue/digital co-design, different models
of computation must be supported.
implementation
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Fig. 4: Y-chart co-design
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Fig. 5: L-chart co-design
2.3 Hardware/Software Co-Design
Processing systems often have a trade-off between what
to do in hardware and what in software. Hardware refers
to specific functionality with limited flexibility, but high
efficiency (area, power, performance, cost), while software
refers to some kind of processor which can be programmed
and is therefore much more flexible, but at the cost of
efficiency. Hardware/software co-design refers to defining
an architecture, and mapping functionality to hardware and
software for this architecture. Thereby balancing the trade-
off between flexibility and efficiency.
A mathematical or dataflow model provides the func-
tionality, while an architecture provides the means, in
our case a mixed signal MPSoC. An Y-chart approach
(Fig. 4) [16] is used for mapping, i.e. functionality is
assigned to specific hardware and the assigned blocks are
connected together. The resulting implementation often
has the (digital) hardware specified by a language such
as SystemC or VHDL and the software in C.
2.4 Evaluation
Apparent from the previous sections is that in standard
practice different tools and languages are used for the
specification, mathematical model, simulation model, and
implementation, although of course they overlap to some
degree. One of the major problems is that a specific imple-
mentation (for example in C and for an ARM processor)
can not easily be integrated into the simulation model.
Although it is possible to execute UML or to generate
code from UML, it is focussed on software and needs
tool support.
Simulink is used for mathematical analysis and model-
ing, but the block-diagrams and implicit time is limiting
for analogue-digital co-design. Furthermore, it is difficult
to evaluate design alternatives. A single model needs
continuous and discrete time, and dataflow support, which
is not directly offered by Simulink. Below we will start
from mathematics and develop a more flexible approach.
The architecture must be flexible enough to support
different functionalities after reconfiguring. The factors
involved in defining the architecture make it likely that
different alternatives need to be evaluated, but the tools
lack support for easy evaluation. Instead of defining
the functionality and architecture separately, we propose
the L-chart approach (Fig. 5). We can now define the
architecture based on partitioning the functionality and
the required performance figures (constraints) such as
throughput, latency and “cost”.
A major problem for multi-core and multi-processor
systems is how to program them efficiently. Often the
parallelisability of an algorithm is limited by the im-
plementation language used. This is because imperative
programming languages, such as C, are inherently se-
quential and it is difficult to determine wether a used
variable (memory location) does not change when being
used somewhere else. Especially in the DSP domain, it
is best to stay close to the math as to not unnecessarily
restrict or obscure the available parallelism.
3. Semantic (Programming) Model
We believe a single model should be used to provide the
formal and functional specification of a design, as well as
allowing one to develop this model into an implementa-
tion. A model-based design approach can then be used
with a single model for specification, verification, simu-
lation and implementation. We dubbed this a “semantic
model” as the model itself can be the specification, an
abstraction as well as an implementation, all with the same
intended meaning. It is also a programming model as it
can be used as a programming language for a processor,
an MPSoC, or even hardware.
This belief is based on the notion of “the code is the
design”, and on the notion that a mathematical model
can describe the system. MATLAB and Simulink are
languages for mathematical computation, analysis and
modeling. However, this is not extended down to being
a full-featured programming language. Imperative pro-
gramming languages on the other hand are not very
suitable as a mathematical model, because it provides
a sequence of statements, while a mathematical model
consists of equations. There are programming languages
that describe a set of functions instead of a sequence
of statements, called functional languages. The functional
language allows one to naturally and directly implement
the mathematics, which is the starting point in the ap-
plication domain, and which can be executed or run as
the simulation. In the past functional languages were
used for sequential computer architectures, which leads
to poor performance. Today we have to write code for
parallel architectures where functional programs are bene-
ficial. The functional program is partitioned using (directly
supported) mathematical transformations, which therefore
constitute a formally correct refinement of the specifica-
tion. Function composition allows for composability and
partitioning allows for distribution, as illustrated by the
case study.
4. Case Study
The design of a flexible array receiver platform is used
as a case study. After the design goals, a mathematical
model of a phased array beamforming system is presented,
which we develop using the iterative model-based design
approach. Simulink is used to compare against our seman-
tic model.
4.1 Goals
We would like to design a digital beamforming system
supported by a realistic simulation of the system with an
ideal analogue front-end. We propose a tiled architecture
with tiles which are reconfigurable to perform different
functionalities. The amount of tiles and different options
of beamforming processing are to be evaluated.
4.2 Mathematical Model
Phased array systems use multiple antennas in an array
to make a receiver directional (Fig. 1). Assume a single
omni-directional wave source, emitting a spherical wave-
form in time and space s(t, l) = A·cos(ωt±kl), with A the
amplitude, ω the frequency, k the wave number, t time and
l the path length from the source. For a source in the far
field perpendicular to the array, the wavefront is considered
planar. If the plane of the array is not perpendicular, the
wavefront arrives at different times at the antennas (Fig. 1).
If the antennas are placed a distance d apart and the
wavefront arrives at an angle ϑ incident to the array, the
wavefront travels a distance d · sin (ϑ) further to the next
antenna, resulting in a time delay ∆t = d·sin(ϑ)c between
the signals (c is the propagation speed). Depending on
the frequency of the wave, this time delay results in a
phase shift (∆ψ = ω ·∆t) giving rise to the term “phased
array”. By correcting the delay we can steer the direction
of maximum sensitivity [6].
Based on the radar equation [17], the resulting signal
after beamforming can be represented by the source S(t),
an element factor Se depending on the sensitivity of each
antenna element, an array factor Sa depending on the
element positions, a correction (steering) factor Sc and
a combining sum:
S =
∑
S(t) · Se(θ, ϕ) · Sa(l) · Sc(θ0, ϕ0)
=
∑
a · ej(ωt±ψe(θ,ϕ)±kl±ψc(θ0,ϕ0)) (1)
ψc(θ, ϕ) = k · (−∆l(θ0, ϕ0)) = ω · (−∆t(θ0, ϕ0)) (2)
∆l = ~r · ~R = dx · u+ dy · v + dz · w (3)
with ψ the phase, ~r the element position, ~R the plane wave
direction, u, v, w the direction cosines and −∆t(θ0, ϕ0)
the time delay correction [6], [17], [18]. Without going
into further details, these equations form the standard
model of phased array beamforming.
4.3 Model Based Design
Equation 1 is based on a model of the system as a
source, a transmitter, a channel, and a receiver, followed
by a beamformer. The array factor is dependent on the
length from the transmitter to the receiver and is modeled
by the channel between them, using equations 2 and 3.
The correction factor and the sum together form the beam-
forming operation. Note, that there we assume one source,
transmitted over multiple elements with their individual
element factors, array factors and correction factors. The
sum combines all these factor contributions again into a
single signal.
Fig. 6: Simulink phased array functional model
4.3.1 Simulink model
The functional model implemented in Simulink is
shown in Fig. 6. The single signal of the source is multi-
plied with a vector of the gain of each antenna element.
Note that we have multiple receivers, each having its own
channel from the source with a different path length, taken
care of by the data structure between each block, which
is not directly evident from the model. In essence, a new
matrix dimension is added to the data going through the
model for the time, the elements, and the beams.
4.3.2 Semantic Model
The semantic model consists of a functional program (in
Haskell [11]). The functions can model the component or
(sub-) blocks of a design, connected by function compo-
sition and allowing composability. Functions are defined
by a name followed by the arguments of the function. By
using higher order functions, functions themselves can be
used as arguments. The type of the arguments is defined
after the :: operator. New types are defined with the
data keyword.
Equation 1 can be implemented straightforward (see
listing 1 and 3); the function names correspond to the
block names of the Simulink model. Furthermore, the
chain, frontend and systm model compositions (ex-
plained below), which in Simulink are hidden in the data-
structure send from block to block. We defined types to
represent a signal (Sig), a direction of arrival (DOA), an
element position (Pos), and a beam-steer direction (BSt).
The map function applies a function to each argument
of a list. By mapping the source signal over a list of
time instants, we create a list of the signal over time,
which we can use as input to the system to perform a
simulation. The listing can be run, thereby performing a
simulation with results as expected. A single source goes
to a separate transmitter, channel, and receiver
chain for each element. All chains together form the
frontend, which uses the map function to create such
a chain for each element. The mapf function is used to
provide the same source signal (s::Sig) to each chain
by mapping the list of frontend chains over the source
function. The output of the frontend is provided as input
to the beamformer block with the pipe operator (», see
listing 2), which simply performs a function composition.
The frontend and the beamformer form the systm,
which expects a signal as input and gives a beamformed
result for each beamsteering vector provided.
data Sig = S ( F l o a t −> F l o a t −> F l o a t ) F l o a t F l o a t
data DOA = D ( Float , Float , F l o a t )
data Pos = P ( Float , Float , F l o a t )
data BSt = B ( Float , F l o a t )
s o u r c e t = S ( s i n e f a ) g t
s i m u l a t i o n = map sys tm (map s o u r c e t s )
sys tm : : S ig −> [ F l o a t ]
sys tm s = ( f r o n t e n d d ps >> beamformer bs ps ) s
f r o n t e n d : : DOA −> [ Pos ] −> Sig −> [ F l o a t ]
f r o n t e n d d ps s = mapf (map ( c h a i n d ) ps ) s
c h a i n : : DOA −> Pos −> Sig −> F l o a t
c h a i n d p s = ( t r a n s m i t t e r d p >> c h a n n e l d p >>
r e c e i v e r d p >> adc ) s
Listing 1: Phased array semantic model
( f >> g ) x = ( g . f ) x = g ( f ( x ) )
Listing 2: Pipe operator
c h a n n e l : : DOA −> Pos −> Sig −> Sig
c h a n n e l (D ( r , a , e ) ) ( P ( x , y , z ) ) ( S s g t ) = ( S s g ( t +d )
)
where
d = s q r t ( ( x* s i n a ) ^2+( y* s i n e ) ^2+( z / c ) ^2 )
adc : : S ig −> F l o a t
adc ( S s a t ) = ( s a t )
Listing 3: Channel and ADC implementation
4.3.3 Comparison
The semantic model is implemented quite naturally
with function applications and concatenation modeling
system components and math for the implementation. The
language can model the composability of the system. A
system consists of a piped frontend and beamformer block.
The frontend is a collection of chain blocks. A single chain
block consists of a pipe of transmitter, channel, receiver
and adc blocks. Also interesting is that the flow of data
can be seen by the parameters passed from block to block
such as Sig, while other parameters are fixed parameters,
which are directly provided as function arguments such
as Pos. The Simulink model is more intuitive as it is a
graphical block-diagram representation, which has simple
semantics, but is much more difficult to implement. The
semantic model thus improves productivity.
4.4 Analogue/Digital Co-Design
In the design continuous time is used up to the ADC
block. Beamforming is performed in discrete time/digital.
In Simulink, the channel is modeled with a variable time
delay block and a delay vector, which implements the time
delay caused by different path lengths between the source
and the antenna. Simulink uses numerical algorithms to
compute the dynamic behaviour. One problem with this
approach is that for each block a sample-rate (simulation
rate) is determined and the equations are evaluated for each
of these sample time. At this time the model is thus dis-
cretized. Although Simulink supports multi-rate models,
this is problematic in case of very different sample rates,
such as for example down-conversion in an RF front-end.
The lower sample rate blocks need to be evaluated with a
much higher sample rate than otherwise needed, making
the simulation slow. Another problem is a variable time
delay, such as needed for the channel. The variable time
delay block buffers values for each simulation time step
until the delay. If the delay is not exactly at a sample time,
the value is interpolated between two point, thus resulting
in inaccuracies for the channel block implementation. This
is detrimental for example for the nulls of the beamformer.
Also, the ADC is implemented with a sample and hold
block, operating at the ADC sample rate, even though
the sample rate of Simulink might be different/higher.
Saturation and quantization are not taken into account.
For the semantic model, listing 3 shows how a signal
going through the channel is changed according to
equation 2. For each channel, the path length from source
to antenna is different, depending on the element position
(P (x,y,x)) and source location (D (r,a,e)), and
resulting in a time delay for the signal. The calculation
of the delay (d) is provided by the where clause of the
channel. It is then simply added to the time parameter
t of the signal (S s g (t+d) :: Sig). The variable
time delay is thus just a change of time argument t and
is therefore exact. The adc explicitly evaluates the source
function by applying the function to a time argument.
Higher order functions allow the explicit modeling of
time as a parameter of signal functions instead of implicit
time modeling in a tool such as Simulink, where signal val-
ues at a time instance are used. The channel function also
illustrates the ideal functional behaviour of the channel
modeled by a mathematical equation. The whole frontend
model operates by making changes to the source signal
parameters. The signal is passed from block to block by
the semantic model, until it is explicitly evaluated by the
adc to a value at a specific time (specified by the list of
time values ts). After the adc block, time is thus implicit.
4.5 Hardware/Software Co-Design
As an example of Hardware/Software Co-Design, we
implement the correction and sum of the beamforming
block using the L-chart approach (Section 2.3). We will
first discuss a direct implementation, followed by a par-
titioning into multiple tiles and a partitioning with con-
straints. We compare on processing and communication
costs. Multiplication has a cost of 10 and addition of 1. The
communication cost is the number of inputs and outputs.
4.5.1 Single Tile
A direct implementation of the beamforming block con-
sists of multiplying each input element with a correction
factor followed by a sum. This is shown in listing 4, where
the correction factors cs are assumed known and the list
ss contains the samples of the antennas at a certain sample
time. The function zipwith performs a element-wise
multiplication of the lists cs and ss and sum sums the
results. The operator # gives the length of a list.
If we assume a single tile for the architecture, with 64
antennas and suppose we want to determine one beam,
then the tile has a processing cost of 64∗10+63∗1 = 703
and a communication cost of 64 + 1 = 65.
beamform : : [ F l o a t ] −> [ F l o a t ] −> F l o a t
beamform cs s s = sum ( zipWith ( * ) c s s s ) / # s s
Listing 4: Single tile - Multiply and sum implementation
sumn n xs | # xs <=n = sum xs
| o t h e r w i s e = sumn (# s s ) (map ( sumn n ) s s )
where s s = s p l i t n n xs
s p l i t n n [ ] = [ ]
s p l i t n n s s = as : s p l i t n n bs
where ( as , bs ) = s p l i t A t n s s
beamform cs s s = sumn 2 ( zipWith ( * ) c s s s ) / # s s
Listing 5: Many tiles - Distributed sum
macn n cs s s | # s s n ==1 = sum ( zipWith ( * ) csn s s n )
| o t h e r w i s e = macn (# s s n ) csn s s n
where
x s s = s p l i t n n cs
y s s = s p l i t n n s s
r s s = zipWith ( zipWith ( * ) ) (map
n o r m a l i s e x s s ) y s s
csn = map head x s s
s s n = map sum r s s
n o r m a l i s e ( x : xs ) = 1 : ( map ( / x ) xs )
beamform cs s s = ( macn 2 cs s s ) / # s s
Listing 6: Constrained tiles - Distributed mac
4.5.2 Many tiles
A single tile architecture is not very scalable, so we
want to distribute the beamforming over multiple tiles.
As the multiplication is element-wise it can directly be
assigned to different tiles, however the sum is a monolithic
operation. Let’s say, we want to split the elements of the
sum into different parts which are summed individually,
after which the results are summed. This corresponds to an
adder tree, a different approach would be an accumulator.
The distributed sum sumn is shown in listing 5, with
n the maximum number of inputs summed for one tile.
If the number of inputs #xs is less than n the sum of
xs is returned, otherwise the input list is split into n-
sized parts by splitn. Each part is summed individually
and the list of results is recursively given to the sumn
function again. Therefore this implementation matches a
hierarchical adder tree. This distribution of the sum can be
generalised for any associative function and is an example
of a program transformation of which it’s correctness is
guaranteed by it’s mathematical properties.
If we split the beamforming into the largest number
of tiles possible, then each tile adds two values (n= 2).
We then have 64 tiles performing a multiplication with
a processing cost of 10 and a communication cost of 2
each, and 63 tiles performing addition with a processing
cost of 1 and a communication cost of 3 each, totalling
64 ∗ 10 + 63 ∗ 1 = 703 and 64 ∗ 2 + 63 ∗ 3 = 317.
4.5.3 Constrained architecture definition
The tiles of the previous section are not very nicely
balanced. We can of course perform more additions per
tile, but it would be nice if the tiles could be more
regular, such that each tile performs the same operation.
We can make the tiles more regular by distributing the
multiplication. Next, we set constraints to the tile size and
use these to get the partitioning.
We can distribute the multiplication by also splitting the
correction factors into n-sized parts and by normalising
each parts. This is shown in listing 6. In each tile we then
perform a multiply-accumulate (mac), so we implement a
distributed mac macn. The parameter n is the maximum
number of macs for one tile, cs the correction factors
and ss the signal values. Again, the inputs are split into
xss and yss if more than n. Each list of lists xss
is normalised by it’s first element with the normalise
function. Then each part is element-wise multiplied with
the split input values, so we zip the two lists of lists with
zipwith (*). Because of the normalisation the first
element of each part becomes 1 and needs no multiplier.
Each part of the resulting list of lists rss is summed.
The macn function is recursively called with the new
correction factors csn from the normalisation and the
summed results ssn. Note that this distribution of the mul-
tiplication can by generalised to any distributive function.
Assume we constrain each tile to a processing capacity
of 40 and a communication capacity of 6, this would allow
for processing of four inputs with a processing cost of
3∗10+3∗1 = 33 and a communication cost of 4+1 = 5.
The function macn with n= 4 and 64 inputs then results
in 21 tiles, totalling 21 ∗ 33 = 693 and 21 ∗ 5 = 105.
4.5.4 Evaluation
In this section we evaluated three implementations of
beamforming, which differ because of architectural con-
siderations. The wish to distribute processing leads to
a hierarchical tree summation, while the wish for more
regular larger tiles leads to a four input mac solution.
These three options are very cumbersome in Simulink as
it requires one to draw each tile of the solutions, because
they are not easily captured in block-diagrams. This is of
course a consequence of the semantic model being text
based, with allows a much more powerful manipulation
and representation than a block-diagram. Furthermore, by
replacing the sum and the mac by parameterisable dis-
tributed functions by exploiting their mathematical proper-
ties, we can transform the solution from one with a single
tile (with n= 64), to one with many tiles (with n= 2) or
anything in between and for any number of antenna inputs.
This transformation is simply not possible in Simulink.
4.6 Reconfiguration
The beamforming method above is implemented by
multiplying with correction factors. This corresponds to
performing a phase shift on the received signals, which is
only suitable for small-band signals. A method suitable for
wide-band signals is implementing a time delay. Recon-
figuring the system for the time delay method corresponds
to changing the distributed multiply-sum to a distributed
delay-sum. To keep the architecture the same, each tile
of the delay-sum must process four inputs. Due to lack
of space, this solution is not presented further, but is
analogous to the case of section 4.5.3.
5. Conclusion
In this paper we have shown that a single “semantic
(programming) model” based on mathematics is suitable
for a model-based design approach and as a programming
language for implementation. We developed a model of the
phased array beamforming application for a reconfigurable
tiled architecture to illustrate its advantages. The model-
based design approach allows one to simulate and verify
the design and implementation continuously during the
incremental and iterative design process.
The semantic model can effectively model system com-
ponents with different levels of implementation. Ana-
logue/digital co-design is enabled by supporting different
models of computations, which allows explicit time in
the analogue domain and implicit time or explicit eval-
uation to data values for going the digital domain. Design
space exploration is performed, aiding hardware/software
co-design. By evaluating results and setting constrains
the architecture is defined. The application is partitioned
and implemented in the same model by transforming
the implementations with the use of math. Referential
transparency in the language ensures a function has no
side-effects and parallelism is not unnecessarily restricted
or obscured, making the semantic model very well suited
for programming MPSoCs or distributed systems.
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